A set of board-level testability blocks is proposed in this paper, with the aim of improving the fault coverage achievable on boards restricted to commercially available BST components. It is shown that a high flexibility and low-cost solution to board-level BIST is possible by combining an HDL-based implementation with the wide availability of medium-complexity PWs.
INTRODUCTION
The development of highly complex printed circuit boards (PCBs), raising extreme testability requirements, is enabled by the availability of advanced packaging and mounting technologies, and by integration levels producing components with thousands of gates per pin.
Boundary scan design and test (BST) was developed in response to this challenge [1, 2] and is now largely recognized as being able to effectively improve previous test technologies, essentially in two main areas: lowering the physical accessibility requirements and improving the controllability and observability (C&O) levels of internal PCB nodes. Accepted as an IEEE standard in 1990, BST is now supported by several ATE manufacturers, semiconductor manufacturers and CAD systems.
The number of off-the-shelf BST components available to board-level designers is however still limited, which contributes to the fact that significant non-BST clusters are normally present. It should still be referred that restrictions are present even when the designers are not limited to use commercial components, since including a BST infrastructure into an ASIC will require additional silicon area and pins (eventually requiring a different package). Considering that the BST technology is essentially aimed at board-Ievel tesl, it is therefore of interest to analyse what are the main board-level testability requirements, and to provide a range of testability building blocks (TBBs) able to meet these requirements. Board-level designers will additionally benefit if the specification of these TBBs is sufficiently flexible as to enable changes according to the requirements of each specific application, and if their 2 INESC Largo Mompilher, 22
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Although some proposed solutions in this domain have already been described [3:9] , a much larger offer is still required.
The solution proposed in this paper is based on three main types of TBBs: a dedicated test processor providing board-level built-in self-test (BIST) capability, interfaces to non-BST digital I/O nodes and an interface to analog I/O nodes. Section two deals with the identification of the main board-level testability requirements to be met and section three presents the TBBs proposed. The fourth section presents implementation details, showing that a low-cost and high-flexibility solution to board-level BIST is possible by using a simple hardware description language (HDL) to specify all TBBs, which are then implemented in widely available medium-complexity programmable logic devices (PLDs). The fifth section presents an example to illustrate the practical application of part of the TBBs proposed.
MAIN BOARD-LEVEL TESTABILITY REQUIREMENTS
While the general board-level testability requirements address the major goal of improving the C&O of internal nodes, specific requirements have to be considered if board-level BIST is to be achieved. Both types will be considered in this section, since they will lead to a set of TBBs which can then be employed according to the requirements to be met.
A first requirement in order to allow board-level BIST These "standard" low-level TAP operations can then be used to define the core of the dedicated BIST processor.
Previous work done by the authors in this field has already been presented in [4] , where a 68-pin ASIC device implementing such a BIST processor is described. Further work has however produced improvements in the corresponding architecture and implementation, which will be described in section 3.1.
Further board-level testability requirements are essentially related to the C&O levels of internal nodes.
Interconnects associated to BST pins exhibit excellent levels of C&O, which allow straightforward procedures for structural fault detection and diagnosis. However, complex digital non-BST clusters will raise testability problems, both because of the number of test vectors which may be required and because of the need to serialise these test vectors [11, 12] . Board-level designers should therefore be able to use solutions providing BST access to non-BST nodes, these being either located within non-BST clusters or in edge connectors. BST components are already available, which provide local test pattern generation and response evaluation through an enhanced BST infrastructure [8] . Concerning primary I/O pins, the concept of an "active connector" [13] is able to provide BST access to these pins as well, such as illustrated in figure 1 .
Mixed signal designs where analog clusters are also present on the board will generally present low-levels of C&O, which bring up the final main requirement considered for board-level testability: the designer should be able to guarantee BST access to nodes within or surrounding these clusters, even if only for basic C&O operations. Simple access (EXTEST mandatory operating mode)
will be sufficient for primary I/O pins, but local test pattern generation and response evaluation should be made available for complex non-BST clusters.
• When analog clusters are present, the designer should guarantee that at least two basic operations are possible in a subset of these nodes: capturing the analog values present on the nodes to be observed and forcing the required analog values on the nodes to be controlled.
The next section will present a set of TBBs proposed with the objective of meeting these requirements.
THE TBBs PROPOSED
The board-level BIST processor will be presented fITS!.
followed by the TBBs addressing the requirements identified for non-BST digital and analog nodes. The BIST processor interfaces directly to all the remaining TBBs, which can therefore be seen as peripherals to be used according to the testability requirements to be met.
The board-level BIST processor
The BIST processor architecture is illustrated in figure   2 and supports an optimised instruction set allowing a Block diagram of the board-level BIST processor.
Notice that a TAP selector block allows the internal processor resources to be multiplexed by two board BST chains, and that a 20-bit program counter is able to address test programs up to 1 Mbyte. Status information concerning error detection, end-of-test condition and the indication of which board BST chain is being controlled at each moment, are kept internally on the Status and sync register and made available externally on three output pins. Two additional bits of this register are also available externally on dedicated output pins, which can be used to synchronise BIST program execution with external events, such as the handshake procedures required for successive approximation NO converters.
Since this same processor may eventually be used as an external test controller in low-cost equipment, an output pin (DeserEn, in figure 2) is provided to indicate when valid test responses are being shifted out of the board BST chain. A deserialiser peripheral can then be used to convert this data into 8-bit wide words to be stored in memory and later accessed by a diagnostic tool.
The instruction set of the BIST processor is presented in A Windows 3.1 based A TPG too l was also developed, which partially automates the task of generating the test program for the BIST processor. This tool reads a set of input files containing board-level structural information, a description of the BST infrastructure present in each component, and a description of existing non-BST clusters (including the identification of the surrounding BST cells and of the test vectors to be used). The test code is then generated, addressing the three main steps already referred: checking the integrity of the board-level chains, testing the interconnects and testing the components. Mask bits are used 10 discard don't care bits. N represents the contents of the internal 16 bit counter.
TMSO, TMSI
Forces a Slate transition in the internal BST logic of each component, in the selected BST chain.
NTCK
Applies N test clock cycles, while keeping TMS at "0". N represents the contents of the internal 24 bit counter. 
INTERNAL CONTROL AND SYNCHRONISATION

SSO,SSI
Forces a lottical value (0,1) on the synchronism output.
WSO, WSI
Waits for a IORical value (0,1) on the synchronism input.
HALT
Tenninates test orol!ram execution. 
The interface to non-BST digital I/O nodes
Non-BST digital I/O nodes belonging to edge connectors (primary I/O pins) may be tested through test channels synchronised with the on-board BST chains, but the simple solution illustrated in figure 1 may also be used.
Although requiring that an "active socket" is placed in each connector, and that the BIST processor program is generated for this special test set-up, this approach presents the advantage of integrating the test of primary I/O interconnects through the BST infrastructure. The set of external BST cells can be integrated into one TBB which is a simple no-core logic BST component containing the standard BST infrastructure shown in figure 3 .
The boundary scan register of the component shown Block diagram of the primary I/O pin TBB.
TOO
Complex non-BST clusters may have to be tested by in-circuit test equipment, although there are cases where the surrounding BST infrastructure may instead be used (virtual cluster testing). An example may be found on combinational clusters, which may efficiently be tested by pseudo-random pattern generation (PRPG) and signature analysis (SA) techniques.
In these cases, individual tristate control or programmable-length linear feedback shift registers (LFSRs) might be useful, features which are not supported by commercially available components. Programmable length LFSRs might specially be of use when guarding values are to be applied through those bits not used for PRPG. These requirements led to the development of a programmable-length LFSR TBB providing both PRPG and SA, with individual tristate control in each output, and where those bits which are not used for PRPG will keep their initial value. A total of 20 input pins can be used to perform response compression through SA. An internal control register may be selected by a dedicated instruction, and loaded with a 4-bit word which defines the number of bits required to be non-PRPG outputs with individual tristate control (between 0 and 15). Since 20 output pins are provided, the length of the LFSR will be given by 20-(CR), where (CR) represents the value loaded into the control register. A 3-bit instruction register supports the instructions described in BST instructions supported by the PRPG/SA TBB.
The block diagram of this TBB is identical to the one shown in figure 3 , with the exceptions that an additional data register exists (the control register) and that an enhanced boundary scan register supports PRPG and SA operating modes.
The interface to analog I/O nodes
The main goal behind the development of the BST technology was to provide structural testing of high complexity digital boards. Functional or analog test are consequently areas where the BST technology faces important limitations [14] . An interface to analog I/O nodes may therefore be very useful, even if restricted to simple low-speed test operations [15] .
In order not to cause delays, distortion, or frequency response limitations on the analog signals, no analog multiplexers should be inserted into the signal flow path. Capture operations face smaller restrictions, but the analog nodes to be controlled would in this case consist only of primary input nodes, through a set-up similar to the one shown in figure 1 . However, if it is acceptable to insert analog multiplexers, the solution illustrated in figure 4 may be implemented. The interface to analog I/O nodes.
The analog I/O nodes interface controller allows BST access to 16 analog inputs and 16 analog outputs. The block diagram of this interface controller is also identical to the one shown in figure 3 , but now with the exceptions that the boundary scan register is divided as shown in figure 5 and that a dedicated block interfaces the AID and D/A converters to the instruction register of this TBB.
Capture and compare operations on analog I/O nodes assume that there is an interval on which the captured analog value is considered correct, meaning that some type of mask must be used to specify the acceptable range at the output of the AID converter. However, and since adjacent binary codes may exhibit changes on as many as every bit (consider for example the codes corresponding to decimals 127 and 128), a code conversion operation must be performed, so that a mask can be used to specify the accepted deviation. A simple solution consists of performing a binary to Gray code conversion, which guarantees that successive codes do not differ in more than one bit position. Allowing a four-code acceptable range may then be accomplished by using a mask generated by ex-noring the two codes adjacent to the expected value. As an example, and if the expected Gray code word is 00011100, the mask word is /(OOO II101fX)()()10100) = 11110110. Use of this mask for comparing the Gray code equivalent of the AID converter output will correspond to an acceptable range defined by 1111XIIX (X = don't care). Since the binary to Gray code conversion is achieved by ex-oring each bit to its left neighbour (binary I n , I n . l , ... , 10 corresponds to Gray I n , I n el n _!> ••• , Ilelo), this operation is implemented by simply adding an ex-or to the serial input of the BST cells connected to the AID converter output. BST instructions supponed by the analog I/O TBB.
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An II-bit instruction register allows ND or D/A conversions to take place individually on the selected channels, such as described in table 3 (the 16 inputs and outputs are divided in two groups of 8, selected according to instruction register bit G).
The AID converters used are assumed to be of the successive-approximation type, and the end of conversion state may be checked by examining the bits shifted out of the instruction register following a Capture-IR operation (bits 2 and 3 capture the end-of-conversion signal from each 8-channel ND converter).
TBB IMPLEMENTATION
With the exception of the analog I/O nodes interface controller, each TBB presented in the previous section was implemented on one 68-pin medium-complexity PLD (Ahera 5128, 128 macrocells). The analog I/O nodes interface controller shown in figure 4 was implemented on a smaller 44-pin medium-complexity PLD (Ahera 5064, 64 macrocells).
Every component was specified using the Ahera HDL (AHDL), which allowed fast specification and debugging. Careful design rules had however to be observed, since usage of the internal resources is very close to the maximum complexity allowed, as can be seen in BIST processor 100% 78% 99% Table 4 :
Resource usage in each PLD (fBB).
Expanders used
9%
92%
28%
82%
Combining an HDL specification with an implementation based on PLDs guarantees the required high flexibility, since it becomes easy to adapt the functionality of each TBB to the specific requirements of each application. The new TBBs can then be made available by simply programming new PLDs.
The use of a simple HDL makes specifications readable even by non-HDL users, as can be illustrated by the following AHDL specification of a 16-bit program counter (an 8-bit latch is used to temporarily store the most significant byte, since an 8-bit data bus is assumed): Reusability is also an important issue, since the specification of several blocks can be used in different
TBBs. This can be illustrated by considering the BST infrastructure existing in the TBBs described in sections 3.2 and 3.3, which is largely based on a common AHDL specification.
AN APPLICATION EXAMPLE
Several application circuits were used to validate the set of TBBs proposed, most of them during a larger project where a low-cost modular test equipment was developed.
The example shown in figure 6 consists of a small board with two BST chains and two simple non-BST digital clusters.
The test set-up for this board included one BIST processor responsible for controlling both BST chains, while the primary I/O pins were interfaced according to the scheme illustrated in figure 1 . Notice that the operand of the NSHFCP (multiple shift and compare) instruction contains the data to be shifted into the selected BST chain, the fault-free responses and the mask information. These three types of data are byte interleaved in memory and each next three-byte block is loaded into the BIST processor while the board-level shift operation is in progress, which maximises the test execution speed.
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CONCLUSION
A set of testability building blocks (TBBs) has been proposed with the objective of meeting the main testability requirements identified for 1149.1-compatible boards. All TBBs were specified using a simple hardware description language (HDL) and were implemented in medium complexity programmable logic devices (PLDs). This HDL/PLD based design and implementation approach makes it possible to develop a library of highly flexible TBBs, which can be rapidly adapted to the specific requirements of each application (any changes can be made by simply editing the corresponding text file and re compiling the design). Fast prototyping is also a keypoint for flexibility, since an unrestricted number of different versions can be programmed and tested as many times as required. Finally, if small volume productions are required, it is possible to combine reduced time-to-market with the lower price of pre-programmed parts.
The set of TBBs proposed can also be used for non BIST applications, such as the development of low-cost 1149.1 test equipment, where the so-called BIST processor is used as the test controller. Additional peripherals to the BIST processor (such as the deserialiser peripheral referred in section 3.1) have already been developed and have been put to use in this type of applications .
The complete set of specification files for the four types of TBBs developed has been made available by public domain ftp. All that is required is to connect to ftp.inescn.pt (use anonymous as usemame, and your e-mail address as password), and move to a directory called pub/doc/dftplds. Any questions or comments can be addressed to any of the authors at e-mail address jmferreira@porto.inescn.pt.
